4GHz 8x2 SRAM Array on GPDK 45nm
An implementation of an 8x2 SRAM array on the GPDK 45nm process. The SRAM architecture can perform with a 1.1V power supply, 4GHz clock, and effectively stores sixteen bits of information.
This post is licensed under CC BY 4.0 by the author.