Design of 40MHz, 60dBc SFDR Switched Capacitor Circuit
An implementation of a 40MHz, 60dBc SFDR switched capacitor circuit for sample and hold scenarios.
This post is licensed under CC BY 4.0 by the author.
Post
An implementation of a 40MHz, 60dBc SFDR switched capacitor circuit for sample and hold scenarios.