Design of 50MHz 2-bit Flash ADC with Dynamic Comparators
This paper presents the implementation of a 2-bit flash ADC composed of three dynamic comparators.The ADC was designed for 50MHz clocked operation with falling-edge comparison.
This post is licensed under CC BY 4.0 by the author.